Main objectives of the assessment:   To enhance understanding of VHDL-based system design, testing, and implementation.To enhance understanding of state machines.To introduce the need for debouncing in practical system implementations.To enhance student competence is presenting complex technical material. Brief Description of the assessment:   The main task in the group